

Tentative

CM200TL-24NF

Pre.	K.Miki,M.Koura	Rev	C	H.Hanada, J.Yamada
Apr.	T.Furuie 16-Jan-'04			M.Takata 17-Jun.-'04

HIGH POWER SWITCHING USE

Notice : This is not a final specification. Some parametric limits are subject to change.

CM200TL-24NF

- I_c 200A
- V_{CES} 1200V
- Insulated Type
- 6-elements in a pack

APPLICATION

AC drive inverters & Servo controls,etc

ABSOLUTE MAXIMUM RATINGS ($T_j = 25^\circ\text{C}$)

Symbol	Item	Conditions	Ratings	Units
V_{CES}	Collector-emitter voltage	G-E Short	1200	V
V_{GES}	Gate-emitter voltage	C-E Short	± 20	
I_c	Collector current	DC, $T_c = 72^\circ\text{C}^{*1}$	200	A
I_{CM}		Pulse ②	400	
I_E ①	Emitter current		200	
I_{EM} ①		Pulse ②	400	
P_c ③	Maximum collector dissipation	$T_c = 25^\circ\text{C}$	1160	W
T_j	Junction temperature		-40~+150	$^\circ\text{C}$
T_{stg}	Storage temperature		-40~+125	
V_{iso}	Isolation voltage	Main terminal to base plate, AC 1 min.	2500	V
-	Torque strength	Main terminal M5	2.5~3.5	N·m
-	Torque strength	Mounting holes M5	2.5~3.5	
-	Weight	Typical value	750	g

ELECTRICAL CHARACTERISTICS ($T_j = 25^\circ\text{C}$)

Symbol	Item	Conditions	Min.	Typ.	Max.	Units	
I_{CES}	Collector cutoff current	$V_{CE}=V_{CES}, V_{GE}=0\text{V}$	—	—	1	mA	
$V_{GE(\text{th})}$	Gate-emitter threshold voltage	$I_C=20\text{mA}, V_{CE}=10\text{V}$	6	7	8	V	
I_{GES}	Gate leakage current	$V_{GE}=V_{GES}, V_{CE}=0\text{V}$	—	—	0.5	μA	
$V_{CE(\text{sat})}$	Collector to emitter saturation voltage	$I_C=200\text{A}$ $V_{GE}=15\text{V}$	$T_j=25^\circ\text{C}$ $T_j=125^\circ\text{C}$	—	2.1 2.4	3.0	V
C_{IES}	Input capacitance	$V_{CE}=10\text{V}$ $V_{GE}=0\text{V}$	—	—	35	nF	
C_{OES}	Output capacitance		—	—	3		
C_{RES}	Reverse transfer capacitance		—	—	0.68		
Q_G	Total gate charge	$V_{CC}=600\text{V}, I_C=200\text{A}, V_{GE}=15\text{V}$	—	1000	—	nC	
$t_{d(on)}$	Turn-on delay time	$V_{CC}=600\text{V}, I_C=200\text{A}$ $V_{GE1}=V_{GE2}=15\text{V}$ $R_G=1.6\Omega$, Inductive load switching operation $I_E=200\text{A}$	—	—	130	ns	
t_r	Turn-on rise time		—	—	70		
$t_{d(off)}$	Turn-off delay time		—	—	400		
t_f	Turn-off fall time		—	—	350		
$t_{rr} \text{ (1)}$	Reverse recovery time		—	—	150		
$Q_{RR} \text{ (1)}$	Reverse recovery charge		—	9	—	μC	
$V_{EC} \text{ (1)}$	Emitter-collector voltage	$I_E=200\text{A}, V_{GE}=0\text{V}$	—	—	3.8	V	
$R_{th(j-c)Q}$	Thermal resistance	IGBT part (1/6 module) ^{*1}	—	—	0.11	$^\circ\text{C}/\text{W}$	
$R_{th(j-c)R}$	Thermal resistance	FWDi part (1/6 module) ^{*1}	—	—	0.17		
$R_{th(c-f)}$	Contact thermal resistance	Case to fin, Thermal compound Applied (1/6 module) ^{*2}	—	0.051	—		
R_G	External gate resistance		1.6	—	21	Ω	

*1: Tc measured point is just under the chips.

If you use this value, $R_{th(f-a)}$ should be measured just under the chips.

*2: Typical value is measured by using Shin-etsu Silicone "G-746".

① $I_E, V_{EC}, t_{rr}, Q_{RR}$ represent characteristics of the anti-parallel, emitter to collector free-wheel diode (FWDi).


② Pulse width and repetition rate should be such that the device junction temp. (T_j) dose not exceed T_{jmax} rating.

③ Junction temperature (T_j) should not increase beyond 150°C .

④ Pulse width and repetition rate should be such as to cause negligible temperature rise.

OUTLINE DRAWING

Dimensions in mm




Housing Type of A and B

(J.S.T.Mfq.Co.Ltd)

A= B8P-VH-FB-B, B= B2P-VH-FB-B

CIRCUIT DIAGRAM



CHIP LAYOUT DRAWING

Dimensions in mm

