

<Intelligent Power Module>

PM800DV1B060

FLAT-BASE TYPE INSULATED PACKAGE





FEATURE

- a) Adopting new 5th generation Full-Gate CSTBT™ chip
- b) The over-temperature protection which detects the chip surface temperature of CSTBT™ is adopted.
- c) Error output signal is possible from all each protection upper and lower arm of IPM.
- d) Compatible V-series package.
- Monolithic gate drive & protection logic
- Detection, protection & status indication circuits for, short-circuit, over-temperature & under-voltage.

APPLICATION

General purpose inverter, servo drives and other motor controls





MAXIMUM RATINGS (T_j = 25°C, unless otherwise noted)

INVERTER PART

Symbol	Parameter	Conditions	Ratings	Unit
V _{CES}	Collector-Emitter Voltage	V _D =15V, V _{CIN} =15V	600	V
Ic	Collector Current	T _C =25°C	800	Α
I _{CRM}		Pulse	1600	
P _{tot}	Total Power Dissipation	T _C =25°C	2500	W
I _E	Emitter Current	T _C =25°C	800	Α
I _{ERM}	(Free wheeling Diode Forward current)	Pulse	1600	
Tj	Junction Temperature		-20 ~ +150	°C

^{*:} Tc measurement point is just under the chip.

CONTROL PART

Symbol	Parameter	Conditions	Ratings	Unit
V _D	Supply Voltage	Applied between : V _{P1} -V _{PC} , V _{N1} -V _{NC}	20	٧
V _{CIN}	Input Voltage	Applied between : C _{PI} -V _{PC} , C _{NI} -V _{NC}	20	٧
V _{FO}	Fault Output Supply Voltage	put Supply Voltage Applied between : F _{PO} -V _{PC} , F _{NO} -V _{NC}		٧
I _{FO}	Fault Output Current	Sink current at F _{PO} , F _{NO} terminals	20	mA

TOTAL SYSTEM


Symbol	Parameter	Conditions	Ratings	Unit
V	Supply Voltage Protected by	V _D =13.5V ~ 16.5V	400	V
V _{CC(PROT)}	SC	Inverter Part, T _j =+125°C Start	400	V
V _{CC(surge)}	Supply Voltage (Surge)	Applied between : C1-E2, Surge value	500	V
_	Module case operating		-20 ~ +100	°C
T _C	temperature		-20 ~ +100	C
T_{stg}	Storage Temperature		-40 ~ +125	°C
V _{isol}	loolation Valtage	60Hz,Sinusoidal, Charged part to Base plate,	2500	V
	Isolation Voltage	AC 1min, RMS	2500	V

 $[\]ensuremath{^*:}\ensuremath{\mathsf{T}_{C}}$ measurement point is just under the chip.

THERMAL RESISTANCE

Symbol Parameter		Conditions		Limits			Unit
				Min.	Тур.	Max.	Onne
R _{th(j-c)Q}	Thermal Resistance	Junction to case, IGBT (per 1 element)	(Note.1)	-	-	0.05	
R _{th(j-c)D}		Junction to case, FWDi (per 1 element)	(Note.1)	-	-	0.09	K/W
В	Contact Thermal Resistance	Case to heat sink, (per 1 module)		-	0.014	-	IVVV
R _{th(c-s)}	Contact Thermal Resistance	Thermal grease applied	(Note.1)				

Note1: If you use this value, R_{th(s-a)} should be measured just under the chips.



ELECTRICAL CHARACTERISTICS (Tj = 25°C, unless otherwise noted) **INVERTER PART**

Symbol	ol Parameter Conditions			Limits	Limits		
Symbol	Falametei	Conditions	Conditions		Тур.	Max.	Unit
V _{CEsat}	Collector-Emitter Saturation	V _D =15V, I _C =800A	T _j =25°C	-	1.85	2.35	V
V CEsat	Voltage	V _{CIN} =0V, Pulsed (Fig. 1)	T _j =125°C	-	1.85	2.35	V
V _{EC}	Emitter-Collector Voltage	I _E =800A, V _D =15V, V _{CIN} = 15V (Fig. 2)		-	1.7	2.8	V
ton		V _D =15V, V _{CIN} =0V↔15V		0.3	0.8	2.0	
t _{rr}		$V_{DC}=15V$, $V_{CIN}=0V \longleftrightarrow 15V$ $V_{CC}=300V$, $I_{C}=800A$		-	0.25	0.8	
t _{c(on)}	Switching Time	T _i =125°C		-	0.4	1.0	μS
t _{off}		Inductive Load	(Fig. 3,4)	-	1.4	2.3	
$t_{\text{c(off)}}$		mudelive Load	(i ig. 0,+)	-	0.3	1.0	
1	Collector-Emitter Cut-off	V _{CF} =V _{CFS} , V _D =15V , V _{CIN} =15V (Fig. 5)	T _j =25°C	-	-	1	mA
I _{CES}	Current	VCE-VCES, VD-13V, VCIN-13V (119. 3)	T _j =125°C	-	-	10	IIIA

CONTROL PART

Symbol	Parameter	Conditions -		Limits			Unit
Symbol	Falametei			Min.	Тур.	Max.	Offic
	Circuit Current	V _D =15V, V _{CIN} =15V	V _{P1} -V _{PC}	-	2	4	mA
I _D	Circuit Current	VD-13V, VCIN-13V	V _{N1} -V _{NC}	-	2	4	IIIA
$V_{\text{th(ON)}}$	Input ON Threshold Voltage	Applied between : C_{Pl} - V_{PC} , C_{Nl} - V_{NC}		1.2	1.5	1.8	V
V _{th(OFF)}	Input OFF Threshold Voltage			1.7	2.0	2.3	
sc	Short Circuit Trip Level	-20≤T _j ≤125°C, V _D =15V	(Fig. 3, 6)	1200	-	-	Α
	Short Circuit Current Delay	V _D =15V	(Fig. 2, 6)		0.2		
$t_{ m off(SC)}$	Time	V _D =15V (Fig. 3, 6)		ı	0.2	1	μS
ОТ	Over Temperature Protection	Detect Temperature of IGBT chip	Trip level	135	-	-	°C
OT _(hys)	Over Temperature Protection	Detect Temperature of 1051 Chip	Hysteresis	ı	20	ı	C
UVt	Supply Circuit Under-Voltage	-20≤Tj≤125°C	Trip level	11.5	12.0	12.5	V
UV _r	Protection	-2051j5125 C	Reset level	-	12.5	-	V
I _{FO(H)}	Fault Output Current		(Note 2)	-	-	0.01	mA
I _{FO(L)}	raun Output Current	$V_D=15V$, $V_{FO}=15V$ (Note.2)		-	10	15	IIIA
t _{FO}	Fault Output Pulse Width	V _D =15V (Note.2)		1.0	1.8	1	ms

Note.2: Fault output is given only when the internal SC, OT & UV protections schemes of either upper or lower arm device operate to protect it.


MECHANICAL RATINGS AND CHARACTERISTICS

Symbol	Parameter	Conditions —		Limits		
Symbol Parameter		Conditions		Тур.	Max.	Unit
Ms	Mounting Torque	Mounting part screw : N	6 3.92	4.9	5.88	N•m
M_{t}	Mounting Torque	Main terminal part screw : N	8 8.83	9.81	10.8	IN-III
m	Weight	-	-	720	-	g

RECOMMENDED CONDITIONS FOR USE

Symbol	Parameter	Conditions	Recommended value	Unit
V _{CC}	Supply Voltage	Applied across C1-E2 terminals	≤ 400	٧
V _D	Control Supply Voltage	Applied between : V_{P1} - V_{PC} , V_{N1} - V_{NC} (Note.3)	15.0±1.5	٧
V _{CIN(ON)}	Input ON Voltage	Applied between : C _{PI} -V _{PC} , C _{NI} -V _{NC}	≤ 0.8	· V
V _{CIN(OFF)}	Input OFF Voltage		≥ 4.0	V
f_{PWM}	PWM Input Frequency	Using Application Circuit of Fig. 8	≤ 20	kHz
t _{dead}	Arm Shoot-through Blocking Time	For IPM's each input signals (Fig. 7)	≥ 3.0	μs

Note3: With ripple satisfying the following conditions: dv/dt swing $\leq \pm 5V/\mu s$, Variation $\leq 2V$ peak to peak



PRECAUTIONS FOR TESTING

- 1. Before applying any control supply voltage (V_D), the input terminals should be pulled up by resistors, etc. to their corresponding supply voltage and each input signal should be kept off state.
 - After this, the specified ON and OFF level setting for each input signal should be done.
- 2. When performing "SC" tests, the turn-off surge voltage spike at the corresponding protection operation should not be allowed to rise above V_{CES} rating of the device.

(These test should not be done by using a curve tracer or its equivalent.)




Fig. 1 V_{CEsat} Test




Fig. 2 V_{EC} Test




Fig. 3 Switching time and SC test circuit




Fig. 4 Switching time test waveform




Fig. 5 I_{CES} Test





Fig. 6 SC test waveform



1.5V: Input on threshold voltage Vth(on) typical value, 2V: Input off threshold voltage Vth(off) typical value

Fig. 7 Dead time measurement point example






Fig. 8 Application Example Circuit


NOTES FOR STABLE AND SAFE OPERATION;


- Design the PCB pattern to minimize wiring length between opto-coupler and IPM's input terminal, and also to minimize the stray capacity between the input and output wirings of opto-coupler.
- · Connect low impedance capacitor between the Vcc and GND terminal of each fast switching opto-coupler.
- Fast switching opto-couplers: t_{PLH}, t_{PHL} ≤ 0.8µs, Use High CMR type.
- Slow switching opto-coupler: CTR > 100%
- Use 6 isolated control power supplies (V_D). Also, care should be taken to minimize the instantaneous voltage charge of the power supply.
- Make inductance of DC bus line as small as possible, and minimize surge voltage using snubber capacitor between C1 and E2 terminal.

PERFORMANCE CURVES

















SWITCHING TIME ($t_{c(on)}, t_{c(off)}$) CHARACTERISTICS (TYPICAL)




SWITCHING ENERGY CHARACTERISTICS (TYPICAL)



FREE WHEELING DIODE REVERSE RECOVERY CHARACTERISTICS




FREE WHEELING DIODE
REVERSE RECOVERY ENERGY CHARACTERISTICS
(TYPICAL)




ID VS. fc CHARACTERISTICS (TYPICAL) 80 VD=15V 70 Tj=25°CTj=125°C 60 50 I_D (mA) 40 30 20 10 0 0 5 10 25 f_c (kHz)


UV TRIP LEVEL VS. T_j CHARACTERISTICS (TYPICAL)



SC TRIP LEVEL VS. T_j CHARACTERISTICS (TYPICAL)



TRANSIENT THERMAL IMPEDANCE CHARACTERISTICS



<Intelligent Power Module > PM800DV1B060 FLAT-BASE TYPE INSULATED PACKAGE

Main Revision for this Edition

No.	Date		Revision
		Pages	Points

Keep safety first in your circuit designs!

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- •These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
- •Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- •All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.
- The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
- Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (http://www.MitsubishiElectric.com/semiconductors/).
- •When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- •Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- •The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- •If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
- Any diversion or re-export contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- •Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

© 2011 MITSUBISHI ELECTRIC CORPORATION. ALL RIGHTS RESERVED.