

PS11014 FLAT-BASE TYPE INSULATED TYPE



### APPLICATION

Acoustic noise-less 0.75kW/AC200V class 3 phase inverter and other motor control applications




(Fig. 1)



### PS11014

FLAT-BASE TYPE INSULATED TYPE





### MAXIMUM RATINGS (Tj = 25°C) INVERTER PART (Including Brake Part)

Symbol	Item	Condition	Ratings	Unit
Vcc	Supply voltage	Applied between P2-N	450	V
VCC(surge)	Supply voltage (surge)	Applied between P2-N, Surge-value	500	V
VP or VN	Each output IGBT collector-emitter static voltage	Applied between P-U, V, W, Br or U, V, W, Br-N	600	V
VP(S) or VN(S)	Each output IGBT collector-emitter switching surge voltage	Applied between P-U, V, W, Br or U, V, W, Br-N	600	V
±IC(±ICP)	Each output IGBT collector current	Tc = 25°C	±15 (±30)	Α
IC(ICP)	Brake IGBT collector current		4 (8)	Α
IF(IFP)	Brake diode anode current	Note: "( )" means IC peak value	4 (8)	Α

### CONVERTER PART

Symbol	Item	Condition	Ratings	Unit
Vrrm	Repetitive peak reverse voltage		800	V
Ea	Recommended AC input voltage		220	V
lo	DC output current	3¢ rectifying circuit	25	A
IFSM	Surge (non-repetitive) forward current	1 cycle at 60Hz, peak value non-repetitive	196	А
l <sup>2</sup> t	I <sup>2</sup> t for fusing	Value for one cycle of surge current	160	A <sup>2</sup> s

### CONTROL PART

Symbol	Item	Condition	Ratings	Unit
Vdh, Vdb	Supply voltage	age Applied between VDH-GND, CBU+-CBU-, CBV+-CBV-, CBW+-CBW-		V
VCIN	Input signal voltage	Applied between UP $\cdot$ VP $\cdot$ WP $\cdot$ UN $\cdot$ VN $\cdot$ WN $\cdot$ Br-GND	-0.5 ~ 7.5	V
VFO	Fault output supply voltage	Applied between F01 · F02 · F03-GND	-0.5 ~ 7	V
IFO	Fault output current	Sink current of F01 · F02 · F03	15	mA
VCL	Current-limit warning (CL) output voltage	Applied between CL-GND	-0.5 ~ 7	V
ICL	CL output current	Sink current of CL	15	mA
Ico	Analogue current signal output current	Sink current of CU · CV · CW	±1	mA



## PS11014


FLAT-BASE TYPE INSULATED TYPE

### TOTAL SYSTEM

Symbol	Item	Condition	Ratings	Unit
Tj	Junction temperature	(Note 2)	-20 ~ +125	°C
Tstg	Storage temperature	—	-40 ~ +125	°C
Тс	Module case operating temperature	(Fig. 3)	-20 ~ +100	°C
Viso	Isolation voltage	60 Hz sinusoidal AC applied between all terminals and the base plate for 1 minute.	2500	Vrms
_	Mounting torque	Mounting screw: M3.5	0.78 ~ 1.27	kg∙cm

Note 2) The item defines the maximum junction temperature for the power elements (IGBT/Diode) of the ASIPM to ensure safe operation. However, these power elements can endure junction temperature as high as 150°C instantaneously. To make use of this additional temperature allowance, a detailed study of the exact application conditions is required and, accordingly, necessary information is requested to be provided before use.

### CASE TEMPERATURE MEASUREMENT POINT (3mm from the base surface)



#### THERMAL RESISTANCE

Symbol	Item	Condition		Unit		
			Min.	Тур.	Max.	Unit
Rth(j-c)Q	Junction to case Thermal Resistance	Inverter IGBT (1/6)	—	—	2.8	°C/W
Rth(j-c)F		Inverter FWDi (1/6)	—	—	3.9	°C/W
Rth(j-c)QB		Brake IGBT	—	—	5.8	°C/W
Rth(j-c)FB		Brake FWDi	—	—	6.0	°C/W
Rth(j-c)FR		Converter Di (1/6)	_	_	4.3	°C/W
Rth(c-f)	Contact Thermal Resistance	Case to fin, thermal grease applied (1 Module)	_	_	0.044	°C/W

### ELECTRICAL CHARACTERISTICS (Tj = 25°C, VDH = 15V, VDB = 15V unless otherwise noted)

Currents ed	Item	Condition	Ratings			Unit
Symbol		Condition		Тур.	Max.	Unit
VCE(sat)	Collector-emitter saturation voltage	VDH = VDB = 15V, Input = ON, Tj = 25°C, IC = 15A	—	_	2.9	V
VEC	FWDi forward voltage	Tj = $25^{\circ}$ C, IC = $-15$ A, Input = OFF	—	—	2.9	V
VCE(sat)Br	Brake IGBT Collector-emitter saturation voltage	$V_{DH} = 15V$ , Input = ON, Tj = 25°C, IC = 4A	— — 3.5		V	
VFBr	Brake diode forward voltage	Tj = 25°C, IF = 4A, Input = OFF	—	—	2.9	V
IRRM	Converter diode reverse current	VR = VRRM, Tj = 125°C	—	—	8	mA
Vfr	Converter diode voltage	Tj = 25°C, IF = 10A	-	-	1.5	V
ton		1/2 Bridge inductive load, Input = ON	0.3	0.6	1.5	μs
tc(on)	Switching times	Vcc = 300V, lc = 15A, Tj = 125°C	—	0.2	0.6	μs
toff	Switching lines	VDH = 15V, VDB = 15V	—	1.1	1.8	μs
tc(off)		Note : ton, toff include delay time of the internal control	_	0.4	1.0	μs
trr	FWD reverse recovery time	circuit	—	0.1	-	μs
	Short circuit endurance	Vcc ≤ 400V, Input = ON (one-shot)	No destruction			
	(Output, Arm, and Load,	Tj = 125°C start	Fo output by protection operat			eration
	Short Circuit Modes)	$13.5V \le VDH = VDB \le 16.5V$				
		$Vcc \le 400V$ , $Tj \le 125^{\circ}C$ ,	No destruction     No protecting operation			
	Switching SOA	Ic < IOL(CL) operation level, Input = ON			eration	
		$13.5V \le VDH = VDB \le 16.5V$	No Fo output			



# PS11014

FLAT-BASE TYPE INSULATED TYPE

### **ELECTRICAL CHARACTERISTICS** (Tj = 25°C, VDH = 15V, VDB = 15V unless otherwise noted)

Item		Condition		Ratings			Unit	
Item		Con	aition		Min.	Тур.	Max.	Unit
Circuit current		VDH = 15V, VCIN = 5V			—	—	150	mA
Input on threshold voltage					0.8	1.4	2.0	V
Input off threshold voltage				2.5	3.0	4.0	V	
Input pull-up resistor	Integrated between input terminal-VDH		—		—	kΩ		
PWM input frequency		· · · · · · · · · · · ·				—	-	kHz
Allowable input on-pulse wi	dth	,	`	Note 3)	1	—	500	μs
					2.2	_	—	μs
Input inter-lock sensing		Relates to corresponding	input (Except bra	ake part)	_	65	100	ns
		Ic = 0A	VDH = 15V		1.87	2.27	2.57	V
Analogue signal linearity with output current		Ic = IOP(200%)	Tc = -20°C ~	+100°C	0.77	1.17	1.47	V
		Ic = -IOP(200%)		(Fig. 4)	2.97	3.37	3.67	V
Offset change area vs temp	perature	VDH = 15V, TC = -20°C ~ +100°C			_	15	_	mV
Analogue signal output voltage limit Ic > IoP(200%), VDH = 15V (Fig. 4)		Ic > IOP(200%), VDH = 15V	_	_	0.7	V		
		(Fig. 4)	4.0	_	_	V		
Analogue signal over all line	ear variation	Vco-Vc±(200%)		_	1.1	_	V	
Analogue signal data hold accuracy		Correspond to max. 50 only, Ic = IOP(200%)	0μs data hold p	eriod (Fig. 5)	-5	_	5	%
Analogue signal reading time		After input signal trigge	er point	(Fig. 8)	_	3	—	μs
Current limit warning (CL) op	eration level	VDH =15V, TC = -20°C	~ +100°C	Note 4)	14.05	17.30	20.80	Α
Signal output current of	Idle				_	_	1	μΑ
CL operation	Active	Open collector output			_	1	_	mA
Short circuit over current tri	p level	Tj = 25°C	(Fig. 7) (	(Note 5)	23.2	43.0	62.0	Α
	Trip level			. ,	100	110	120	°C
Over temperature protection	Reset level	VDH =15V		_	90	_	°C	
	Trip level				11.05	12.00	12.75	V
	Reset level	-			11.55	12.50	13.25	V
	Trip level				18.00	19.20	20.15	V
Supply circuit under &	Reset level	$TC = -20^{\circ}C \sim +100^{\circ}C$			16.50	17.50	18.65	V
over voltage protection	Trip level	Tj ≤ 125°C			10.0	11.0	12.0	V
	Reset level				10.5	11.5	12.5	V
	Filter time				_		_	μs
	Idle				_		1	μΑ
Fault output current		Open collector output			_	1		mA
	Circuit current Input on threshold voltage Input off threshold voltage Input pull-up resistor PWM input frequency Allowable input on-pulse wi Allowable input signal dead blocking arm shoot-through Input inter-lock sensing Analogue signal linearity wi output current Offset change area vs temp Analogue signal output volt Analogue signal output volt Analogue signal over all line Analogue signal reading tim Current limit warning (CL) op Signal output current of CL operation Short circuit over current tri Over temperature protection Supply circuit under & over voltage protection	Circuit current Input on threshold voltage Input off threshold voltage Input pull-up resistor PWM input frequency Allowable input on-pulse width Allowable input signal dead time for blocking arm shoot-through Input inter-lock sensing Analogue signal linearity with output current Offset change area vs temperature Analogue signal output voltage limit Analogue signal over all linear variation Analogue signal reading time Current limit warning (CL) operation level Signal output current of CL operation Short circuit over current trip level Over temperature protection Supply circuit under & over voltage protection Input inter-lock Input output current Input inter-lock sensing	Circuit currentVDH = 15V, VCIN = 5VInput on threshold voltageInput off threshold voltageInput off threshold voltageIntegrated between inputPWM input frequencyTc $\leq 100^{\circ}$ C, Tj $\leq 125^{\circ}$ CAllowable input on-pulse widthVDH = 15V, Tc = -20^{\circ}CAllowable input signal dead time for blocking arm shoot-throughRelates to corresponding (Except brake part) Tc = -Input inter-lock sensingRelates to corresponding (Except brake part) Tc = -Analogue signal linearity with output currentIc = 0AAnalogue signal output voltage limitIc > IoP(200%)Analogue signal output voltage limitIc > IoP(200%)Analogue signal over all linear variationIVCO-Vc±(200%)]Analogue signal over all linear variationIVCO-Vc±(200%)]Analogue signal reading timeAfter input signal triggeCurrent limit warning (CL) operation levelVDH = 15V, Tc = -20^{\circ}CSignal output current of CL operationIdleActiveOpen collector outputShort circuit over current trip levelTj = 25^{\circ}COver temperature protectionTrip levelSupply circuit under & over voltage protectionTrip levelFilter timeFilter timeIdleOpen collector outputTrip levelTj = 25^{\circ}CTrip levelTrip levelFilter timeFilter timeIntervent &InterventIntervent &Trip levelReset levelTrip levelFilter timeOpen collector output<	Circuit currentCircuit currentVDH = 15V, VCIN = 5VInput on threshold voltageInput off threshold voltageInput off threshold voltageIntegrated between input terminal-VDHPWM input frequencyTc < 100°C, Tj < 125°C	Circuit currentVDH = 15V, VCIN = 5VInput on threshold voltageIntegrated between input terminal-VDHInput off threshold voltageIntegrated between input terminal-VDHPVM input frequencyTC $\leq 100^{\circ}$ C, Tj $\leq 125^{\circ}$ CAllowable input signal dead time for blocking arm shoot-throughRelates to corresponding input (Except brake part) TC = $-20^{\circ}$ C $+100^{\circ}$ CInput inter-lock sensingRelates to corresponding input (Except brake part) TC = $-20^{\circ}$ C $-+100^{\circ}$ CAnalogue signal linearity with output currentIc = 0A Ic = $-10P(200\%)$ Offset change area vs temperatureVDH = 15V, TC = $-20^{\circ}$ C $-+100^{\circ}$ CAnalogue signal output voltage signal output voltage limitIc > IoP(200%), VDH = 15V Ic = $-20^{\circ}$ C $-+100^{\circ}$ CAnalogue signal ver all linear variationIVCO-VC±(200%)]Analogue signal reading timeAfter input signal trigger pointAnalogue signal reading timeAfter input signal trigger pointCurrent limit warning (CL) operation levelVDH = 15V, TC = $-20^{\circ}$ C $-+100^{\circ}$ CSignal output current of over temperature protectionIdle Reset levelOver temperature protectionTrip level Trip levelSupply circuit under & over voltage protectionTrip level Reset levelFilter timeTrip level Trip levelFilter timeTc = $-20^{\circ}$ C $-+100^{\circ}$ CFilter timeTig < 125^{\circ}CFilter timeTig < 125^{\circ}C	$\begin{array}{ c c c c c c } \hline Circuit current & VDH = 15V, VCIN = 5V &$	$ \begin{array}{ c c c c c } \hline \mbox{Implementation of threshold voltage} & \$	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$

(Note 3) : (a) Allowable minimum input on-pulse width : This item applies to P-side circuit only.

(b) Allowable maximum input on-pulse width : This item applies to both P-side and N-side circuits excluding the brake circuit. (Note4) : CL output : The "current limit warning (CL) operation circuit outputs warning signal whenever the arm current exceeds this limit. The

circuit is reset automatically by the next input signal and thus, it operates on a pulse-by-pulse scheme.

(Note5) : The short circuit protection works instantaneously when a high short circuit current flows through an internal IGBT rising up momentarily. The protection function is, thus meant primarily to protect the ASIPM against short circuit distraction. Therefore, this function is not recommended to be used for any system load current regulation or any over load control as this might, cause a failure due to excessive temperature rise. Instead, the analogue current output feature or the over load warning feature (CL) should be appropriately used for such current regulation or over load control operation. In other words, the PWM signals to the ASIPM should be shut down, in principle, and not to be restarted before the junction temperature would recover to normal, as soon as a fault is feed back from its Fo1 pin of the ASIPM indicating a short circuit situation.

### **RECOMMENDED CONDITIONS**


Symbol	Item	Condition	Ratings	Unit
Vcc	Supply voltage	Applied across P2-N terminals	400 (max.)	V
Vdh, Vdb	Control supply voltage	Applied between VDH-GND, CBU+-CBU–, CBV+-CBV–, CBW+-CBW–	15±1.5	V
$\Delta {\rm Vdh}, \Delta {\rm Vdb}$	Supply voltage ripple		±1 (max.)	V/µs
VCIN(on)	Input on voltage		0 ~ 0.3	V
VCIN(off)	Input off voltage		4.8 ~ 5.0	V
fpwm	PWM Input frequency	Using application circuit	2 ~ 20	kHz
tdead	Arm shoot-through blocking time	Using application circuit	2.2 (min.)	μs




### PS11014 FLAT-BASE TYPE

INSULATED TYPE

### Fig. 4 OUTPUT CURRENT ANALOGUE SIGNALING LINEARITY




### Fig. 5 OUTPUT CURRENT ANALOGUE SIGNALING "DATA HOLD" DEFINITION



Note ; Ringing happens around the point where the signal output voltage changes state from "analogue" to "data hold" due to test circuit arrangement and instrumentational trouble. Therefore, the rate of change is measured at a 5 µs delayed point.


#### Fig. 6 INPUT INTERLOCK OPERATION TIMING CHART



Note : Input interlock protection circuit ; It is operated when the input signals for any upper-arm / lower-arm pair of a phase are simultaneously in "LOW" level.

By this interlocking, both upper and lower IGBTs of this mal-triggered phase are cut off, and "Fo" signal is outputted. After an "input interlock" operation the circuit is latched. The "Fo" is reset by the high-to-low going edge of either an upper-leg, or a lower-leg input, whichever comes in later.

### Fig. 7 TIMING CHART AND SHORT CIRCUIT PROTECTION OPERATION




Note : Short circuit protection operation. The protection operates with "Fo" flag and reset on a pulse-by-pulse scheme. The protection by gate shutdown is given only to the IGBT that senses an overload (excluding the IGBT for the "Brake").



### PS11014 FLAT-BASE TYPE


INSULATED TYPE




### Fig. 8 INVERTER OUTPUT ANALOGUE CURRENT SENSING AND SIGNALING TIMING CHART

### Fig. 9 START-UP SEQUENCE

Normally at start-up, Fo and CL output signals will be pulled-up High to Supply voltage (OFF level); however, Fo1 output may fall to Low (ON) level at the instant of the first ON input pulse to an N-Side IGBT. This can happen particularly when the boot-strap capacitor is of large size. Fo1 resetting sequence (together with the boot-strap charging sequence) is explained in the following graph



### Fig. 10 RECOMMENDED I/O INTERFACE CIRCUIT



### a) Boot-strap charging scheme :

Apply a train of short ON pulses at all N-IGBT input pins for adequate charging (pulse width = approx. 20µs number of pulses =10 ~ 500 depending on the boot-strap capacitor size)

#### b) Fo1 resetting sequence:

Apply ON signals to the following input pins : Br  $\rightarrow$  Un/Vn/Wn  $\rightarrow$  Up/Vp/Wp in that order.

