
MITSUBISHI SEMICONDUCTOR < Application Specific Intelligent Power Module>

Notice: This is not a final specification. Some parametric limits are subject to change.


PS11017 FLAT-BASE TYPE

INSULATED TYPE



APPLICATION

Acoustic noise-less 3.7kW/AC200V class 3 phase inverter and other motor control applications.




(Fig. 1)





FLAT-BASE TYPE INSULATED TYPE



⁽Fig. 2)

MAXIMUM RATINGS (Tj = 25°C) INVERTER PART (Including Brake Part)

Symbol	Item	Condition	Ratings	Unit
Vcc	Supply voltage	Applied between P-N	450	V
VCC(surge)	Supply voltage (surge)	Applied between P-N, Surge-value	500	V
VP or VN	Each output IGBT collector-emitter static voltage	Applied between P-U, V, W, Br or U, V, W, Br-N	600	V
VP(S) or VN(S)	Each output IGBT collector-emitter switching surge voltage	Applied between P-U, V, W, Br or U, V, W, Br-N	600	V
$\pm IC(\pm ICP)$	Each output IGBT collector current	Tc = 25°C	±50 (±100)	A
IC(ICP)	Brake IGBT collector current		15 (30)	A
IF(IFP)	Brake diode anode current	Note: "()" means IC peak value	15 (30)	A

CONTROL PART

Symbol	Item	Condition	Ratings	Unit
Vdh, Vdb	Supply voltage	Applied between VDH-GND, CBU+-CBU–, CBV+-CBV–, CBW+-CBW–	20	V
VCIN	Input signal voltage	Applied between UP \cdot VP \cdot WP \cdot UN \cdot VN \cdot WN \cdot Br-GND	-0.5 ~ 7.5	V
Vfo	Fault output supply voltage	Applied between F01 · F02 · F03-GND	-0.5 ~ 7	V
IFO	Fault output current	Sink current of F01 · F02 · F03	15	mA
VCL	Current-limit warning (CL) output voltage	Applied between CL-GND	-0.5 ~ 7	V
ICL	CL output current	Sink current of CL	15	mA
Ico	Analogue current signal output current	Sink current of CU · CV · CW	±1	mA






FLAT-BASE TYPE INSULATED TYPE

TOTAL SYSTEM

Symbol	Item	Condition	Ratings	Unit
Tj	Junction temperature	(Note 2)	-20 ~ +125	°C
Tstg	Storage temperature	_	-40 ~ +125	°C
Тс	Module case operating temperature	(Fig. 3)	-20 ~ +100	°C
Viso	Isolation voltage	60 Hz sinusoidal AC applied between all terminals and the base plate for 1 minute.	2500	Vrms
	Mounting torque	Mounting screw: M4.0	0.98 ~ 1.47	N∙m

Note 2) The item defines the maximum junction temperature for the power elements (IGBT/Diode) of the ASIPM to ensure safe operation. However, these power elements can endure instantaneous junction temperature as high as 150°C instantaneously. To make use of this additional temperature allowance, a detailed study of the exact application conditions is required and, accordingly, necessary information is requested to be provided before use.

CASE TEMPERATURE MEASUREMENT POINT (3mm from the base surface)



THERMAL RESISTANCE

Symbol	Item	Condition	Ratings			11-14
			Min.	Тур.	Max.	Unit
Rth(j-c)Q		Inverter IGBT (1/6)	_	—	1.75	°C/W
Rth(j-c)F	Junction to case Thermal Resistance	Inverter FWDi (1/6)		—	2.4	°C/W
Rth(j-c)Q		Brake IGBT	_	—	2.9	°C/W
Rth(j-c)F		Brake FWDi		—	4.5	°C/W
Rth(c-f)	Contact Thermal Resistance	Case to fin, thermal grease applied	_	_	0.031	°C/W

ELECTRICAL CHARACTERISTICS (Tj = 25°C, VDH = 15V, VDB = 15V unless otherwise noted)

Symbol	Item	Condition		Ratings			
Symbol		Condition	Min.	Тур.	Max.	Unit	
VCE(sat)	Collector-emitter saturation voltage	VDH = VDB = 15V, Input = ON, Tj = 25°C, Ic = 50A	—	_	2.9	V	
VEC	FWDi forward voltage	Tj = 25° C, Ic = -50 A, Input = OFF	_	_	2.9	V	
VCE(sat)Br	Brake IGBT Collector-emitter saturation voltage	VDH = 15V, Input = ON, Tj = 25° C, Ic = 15A	_	_	3.5	V	
VFBr	Brake diode forward voltage	Tj = 25°C, IF = 15A, Input = OFF	—	—	2.9	V	
ton		1/2 Bridge inductive, Input = ON		0.8	2.0	μs	
tc(on)	Switching times	Vcc = 300V, lc = 50A, Tj = 125°C	—	0.40	1.0	μs	
toff	Switching times	VDH = 15V, VDB = 15V		1.5	2.4	μs	
tc(off)		Note : ton, toff include delay time of the internal control	_	0.6	1.3	μs	
trr	FWD reverse recovery time	circuit		0.15	_	μs	
	Short circuit endurance	Vcc ≤ 400V, Input = ON (one-shot)					
	(Output, Arm, and Load,	Tj = 125°C start	 No destruction Fo output by protection operation 				
	Short Circuit Modes)	$13.5V \le VDH = VDB \le 16.5V$					
Switching SOA		$\label{eq:VCC} \begin{array}{l} VCC \leq 400V, Tj \leq 125^\circC, \\ Ic < IOL(CL) \text{ operation level, Input = ON,} \\ 13.5V \leq VDH = VDB \leq 16.5V \end{array}$	No destruction No protecting operation No Fo output				
Idн	Circuit current	VDH = 15V, VCIN = 5V	— — — 150		150	mA	
Vth(on)	Input on threshold voltage		0.8	1.4	2.0	V	
Vth(off)	Input off threshold voltage	1		3.0	4.0	V	
Ri	Input pull-up resister	Integrated between input terminal-VDH	_	150	_	kΩ	



FLAT-BASE TYPE INSULATED TYPE

0 1 1	hal han Ora filian				Ratings				
Symbol	Item		Condition		Min.	Тур.	Max.	Unit	
fpwm	PWM input frequency		$Tc \le 100^{\circ}C, Tj \le 125^{\circ}C$		—	—	15	kHz	
txx	Allowable input on-pulse width		VDH = 15V, TC = −20°C	C ~ +100°C	(Note 3)	1	-	500	μs
tdead	Allowable input signal dead blocking arm shoot-through		Relates to corresponding inputs, (Except brake part), $Tc = -20^{\circ}C \sim +100^{\circ}C$		2.5	_	_	μs	
tint	Input inter-lock sensing		Relates to corresponding input (Except break part)		—	65	100	ns	
Vco			Ic = 0A	VDH = 15V		1.87	2.27	2.57	V
VC+(200%)	Analogue signal linearity with	output current	Ic = IOP(200%)	Tc = −20°C	~ 100°C	0.77	1.17	1.47	V
Vc-(200%)			Ic = -IOP(200%)		(Fig. 4)	2.97	3.37	3.67	V
AVco	Offset change area vs tem	perature	VDH = 15V, TC = -20°C	c ~ 100°C		—	15	_	mV
VC+	Analogue signal output voltage limit		Ic > IOP(200%), VDH =	15V		—	_	0.7	V
Vc-			(Fig. 4)		4.0	_	_	V	
ΔVc(200%)	Analogue signal over all lir	ear variation	Vco-Vc±(200%)		—	1.1	_	V	
rCH	Analogue signal data hold accuracy		Correspond to max. 50 only, Ic = IOP(200%)	0µs data hol	d period (Fig. 5)	-5	_	5	%
td(read)	Analogue signal reading time		After input signal trigge	er point	(Fig. 8)	—	3	—	μs
ICL(H)	Signal output current of	Idle				—	_	1	μΑ
ICL(L)	CL operation	Active	Open collector output			_	1	_	mA
±I0L	CL warning operation level		VD = 15V, TC = −20°C	~ 100°C	(Note 4)	48.2	60.0	72.0	Α
SC	Short circuit over current tr	ip level	Tj = 25°C	(Fig.	7) (Note 5)	79.2	102	—	Α
OT	Over temperature	Trip level				100	110	120	°C
OTr	protection	Reset level	VDH = 15V			—	90	_	°C
UVdh		Trip level				11.05	12.00	12.75	V
UVDHr		Reset level				11.55	12.50	13.25	V
OVDH		Trip level	Tc = −20 ~ +100°C, - Tj ≤ 125°C		18.00	19.20	20.15	V	
OVDHr	Supply circuit under &	Reset level		16.50	17.50	18.65	V		
UVdb	over voltage protection	Trip level			10.0	11.0	12.0	V	
UVDBr	Reset level		1			10.5	11.5	12.5	V
td∨		Filter time			—	10	_	μs	
IFO(H)		Idle				_	_	1	μΑ
IFO(L)	Fault output current	Active	Open collector output		—	1	-	mA	

ELECTRICAL CHARACTERISTICS (Tj = 25°C, VDH = 15V, VDB = 15V unless otherwise noted)

(Note 3) : (a) Allowable minimum input on-pulse width : This item applies to P-side circuit only.

(b) Allowable maximum input on-pulse width : This item applies to both P-side and N-side circuits excluding the brake circuit. (Note4) : CL output : The "current limit warning (CL) operation circuit outputs warning signal whenever the arm current exceeds this limit. The

Note4): CL output : The "current limit warning (CL) operation circuit outputs warning signal whenever the arm current exceeds this limit. The circuit is reset automatically by the next input signal and thus, it operates on a pulse-by-pulse scheme.

(Note5): The short circuit protection works instantaneously when a high short circuit current flows through an internal IGBT rising up momentarily. The protection function is, thus meant primarily to protect the ASIPM against short circuit distraction. Therefore, this function is not recommended to be used for any system load current regulation or any over load control as this might, cause a failure due to excessive temperature rise. Instead, the analogue current output feature or the over load warning feature (CL) should be appropriately used for such current regulation or over load control operation. In other words, the PWM signals to the ASIPM should be shut down, in principle, and not to be restarted before the junction temperature would recover to normal, as soon as a fault is feed back from its Fo1 pin of the ASIPM indicating a short circuit situation.

RECOMMENDED CONDITIONS

Symbol	Item	Condition	Ratings	Unit
Vcc	Supply voltage	Applied across P-N terminals	400 (max.)	V
Vdh, Vdb	Control Supply voltage	Applied between VDH-GND, CBU+-CBU–, CBV+-CBV–, CBW+-CBW–	15±1.5	V
ΔV dh, ΔV db	Supply voltage ripple		±1 (max.)	V/µs
VCIN(on)	Input on voltage		0 ~ 0.3	V
VCIN(off)	Input off voltage		4.8 ~ 5.0	V
fpwm	PWM Input frequency	Using application circuit	2 ~ 15	kHz
tdead	Arm shoot-through blocking time	Using application circuit	2.5 (min.)	μs





FLAT-BASE TYPE INSULATED TYPE

Fig. 4 OUTPUT CURRENT ANALOGUE SIG-NALING LINEARITY






Fig. 5 OUTPUT CURRENT ANALOGUE SIGNALING **"DATA HOLD" DEFINITION**



Note ; Ringing happens around the point where the signal output voltage changes state from "analogue" to "data hold" due to test circuit arrangement and instrumentational trouble. Therefore, the rate of change is measured at a 5 μ s delayed point.


Fig. 6 INPUT INTERLOCK OPERATION TIMING CHART



Note : Input interlock protection circuit ; It is operated when the input signals for any upper-arm / lower-arm pair of a phase are simultaneously in "LOW" level.

By this interlocking, both upper and lower IGBTs of this mal-triggered phase are cut off, and "Fo" signal is outputted. After an "input interlock" operation the circuit is latched. The "Fo" is reset by the high-to-low going edge of either an upper-leg, or a lower-leg input, whichever comes in later.

Fig. 7 TIMING CHART AND SHORT CIRCUIT PROTECTION OPERATION



Note : Short circuit protection operation. The protection operates with "Fo" flag and reset on a pulse-by-pulse scheme. The protection by gate shutdown is given only to the IGBT that senses an overload (excluding the IGBT for the "Brake").





PS11017 FLAT-BASE TYPE INSULATED TYPE




Fig. 8 INVERTER OUTPUT ANALOGUE CURRENT SENSING AND SIGNALING TIMING CHART

Fig. 9 START-UP SEQUENCE

Normally at start-up, Fo and CL output signals will be pulled-up High to Supply voltage (OFF level); however, Fo1 output may fall to Low (ON) level at the instant of the first ON input pulse to an N-Side IGBT. This can happen particularly when the boot-strap capacitor is of large size. Fo1 resetting sequence (together with the boot-strap charging sequence) is explained in the following graph





Fig. 10 RECOMMENDED I/O INTERFACE CIRCUIT



a) Boot-strap charging scheme :

Apply a train of short ON pulses at all N-IGBT input pins for adequate charging (pulse width = approx. 20µs number of pulses =10 ~ 500 depending on the boot-strap capacitor size)

b) Fo1 resetting sequence:

Apply ON signals to the following input pins : Br \rightarrow Un/Vn/Wn \rightarrow Up/Vp/Wp in that order.

