

PS11033 FLAT-BASE TYPE INSULATED TYPE



APPLICATION


Acoustic noise-less 0.4kW/200V AC Class 3 phase inverters, motor control applications, and motors with built-in small size inverter package





PS11033

FLAT-BASE TYPE INSULATED TYPE





MAXIMUM RATINGS (Tj = 25°C) INVERTER PART

Symbol	Item	Condition	Ratings	Unit
Vcc	Supply voltage	Applied between P2-N2	450	V
VCC(surge)	Supply voltage (surge)	Applied between P2-N2, Surge-value	500	V
VP or VN	Each output IGBT collector-emitter static voltage	Applied between P2-U.V.W, U.V.W-N2	600	V
VP(S) or VN(S)	Each output IGBT collector-emitter switching voltage	Applied between P2-U.V.W, U.V.W-N2	600	V
±lc(±lcp)	Each output IGBT collector current	Tc = 25°C, "()" means lc peak value	±8 (±16)	Α

CONVERTER PART

Symbol	Item	Condition	Ratings	Unit
Vrrm	Repetitive peak reverse voltage		800	V
Ea	Recommended AC input voltage		220	Vrms
lo	DC output current	3¢ rectifying circuit	10	Α
IFSM	Surge (non-repetitive) forward current	1 cycle at 60Hz, peak value non-repetitive	100	Α
l ² t	I ² t for fusing	Value for one cycle of surge current	42	A ² s

CONTROL PART

Symbol	Item	Ratings	Unit
VD, VDB	Supply voltage	-0.5 ~ 20	V
VCIN	Input signal voltage	-0.5 ~ +7.5	V
VFO	Fault output supply voltage	-0.5 ~ +7.5	V
IFO	Fault output current	15	mA
lamp	DC-Link IGBT current signal Amp output current	1	mA



PS11033


FLAT-BASE TYPE INSULATED TYPE

TOTAL SYSTEM

Symbol	Item	Condition	Ratings	Unit
Tj	Junction temperature	(Note 2)	-20 ~ +125	°C
Tstg	Storage temperature	—	-40 ~ +125	°C
Тс	Module case operating temperature	(Fig. 3)	-20 ~ +100	°C
Viso	Isolation voltage	60 Hz sinusoidal AC applied between all terminals and the base plate for 1 minute.	2500	Vrms
	Mounting torque	Mounting screw: M4	0.98 ~ 1.47	N∙m

(Note 2) : The indicated values are specified considering the safe operation of all the parts within the ASIPM. The max. ratings for the ASIPM power chips (IGBT & FWDi) is Tj < 150.

CASE TEMPERATURE MEASUREMENT POINT



THERMAL RESISTANCE

Symbol	Item	Condition		Ratings		
				Тур.	Max.	Unit
Rth(jc)Q		Inverter IGBT (1/6)	—	—	4.1	°C/W
Rth(jc)F	Junction to case Thermal Resistance	Inverter FWDi (1/6)	—	—	6.1	°C/W
Rth(jc)FR	Resistance	Converter Di (1/6)	—	—	4.8	°C/W
Rth(cf)	Contact Thermal Resistance	Case to fin thermal, grease applied (1 Module)	_	_	0.074	°C/W

$\label{eq:constraint} \textbf{ELECTRICAL CHARACTERISTICS} \text{ (Tj} = 25^{\circ}\text{C} \text{, VD} = 15\text{V} \text{ unless otherwise noted)}$

Currah al	ltem		Ratings			Linit
Symbol		Condition		Тур.	Max.	Unit
VCE(sat)	Collector-emitter saturation voltage	$Tj = 25^{\circ}C$, Input = ON, Ic = 8A, VD = VDB = 15V (Shunt voltage drop not included)	-	—	2.9	V
VEC	FWDi forward voltage	Tj = 25°C, –Ic = 8A	—	—	2.9	V
Vfr	Converter diode voltage	Tj = 25°C, IFR = 5A	—	—	1.5	V
IRRM	Converter diode reverse current	VR = VRRM, Tj = 125°C	—	—	8	mA
ton		1/2 Bridge inductive, Input = $5V \leftrightarrow 0V$ Vcc = $300V$, Ic = $8A$, Tj = $125^{\circ}C$ VD = $15V$, VDB = $15V$ Note: ton, toff include delay time of the internal control	0.3	0.6	1.5	μs
tc(on)	Switching times		—	0.43	0.8	μs
toff			—	1.6	2.5	μs
tc(off)			—	0.5	1.2	μs
trr	FWDi reverse recovery time	circuit.	—	0.12	_	μs
Short circuit endurance (Output, Arm, and Load Short Circuit Modes)		@Vcc ≤ 400V, Input = 5V → 0V (One-Shot) -20°C ≤ Tj (start) ≤ 125°C, 13.5V ≤ VD = VDB ≤ 16.5V	 No destruction Fo output by protection operation 			ration
Switching SOA		@Vcc ≤ 400V, Input = 5V \leftrightarrow 0V, Tj ≤ 125°C Ic < OC trip level, 13.5V ≤ VD = VDB ≤ 16.5V	No destruction No protecting operation No FO output			



PS11033

FLAT-BASE TYPE **INSULATED TYPE**

ELECTRICAL CHARACTERISTICS (Tj = 25°C, VD = 15V, VDB = 15V unless otherwise noted)

Oursels al	ltom		0.	Condition			Ratings		Unit
Symbol		Item		Condition		Min.	Тур.	Max.	Unit
ID	Circuit current (Average) T		Tj = 25°C, VD = 1	5V, Vin = 5V		_	_	50	mA
ldb	Circuit current (Average)		Tj = 25°C, VD = V	DB = 15V, Vin =	5V	_	_	5	mA
Vthon)	Input on threshold vol	tage				0.8	1.4	2.0	V
Vth(off)	Input off threshold vol	tage				2.5	3.0	4.0	V
Ri	Input pull-up resistor		Applied between input t	erminal-inside power s	upply	_	50	_	kΩ
fpwm	PWM input frequency		Tc ≤ 100°C, Tj ≤	125°C		1	—	15	kHz
tdead	Arm shoot-through blocking time		Relates to corres Tc = -20° C ~ +10		e 3)	2.2	_	_	μs
tint	Input interlock sensing	g	Relates to corresp	onding input (Fi	g. 6)	—	100	—	ns
Vamp(100%)	Inverter DC-Link IGB	F current sense voltage	IC = IOP(100%)	VD = 15V		1.5	2.0	2.5	V
Vamp(200%)	output signal		IC = IOP(200%)	Tj = 25°C (Fig	g. 4) 🛛	3.0	4.0	5.0	V
Vamp(250%)	Inverter DC-Link IGBT current sense voltage		IC = IOP(250%)	VD = 15V		5.0	—	—	V
Vamp(0)	output limit		IC = 0A	(Fig	g. 4) 🛛	—	50	100	mV
OC	Over current trip level		Tj = 25°C	(Fig	g. 5)	8.5	10.6	16.0	Α
tOC	Over current delay tin	ne	Tj = 25°C	(Fi	g. 5)	—	10	—	μs
SC	Short circuit trip level		Tj = 25°C	(Fi	g. 5)	—	16	—	Α
tSC	Short circuit delay tim	e	Tj = 25°C	(Fig	g. 5)		2	_	μs
UVd		Trip level				11.0	12.0	13.0	V
UVDr	Our also since it was done	Reset level				11.5	12.5	13.5	V
UVdb	Supply circuit under voltage protection	Trip level	Tc = Tj = 25°C	(Fig	g. 5)	10.1	10.8	11.6	V
UVDBr		Reset level				10.6	11.3	12.1	V
tdV		Delay time				_	10	—	μs
tFO	Fault output pulse wid	lth	Tj = 25°C	(Not	e 4)	1.0	1.8	_	ms
lFo(H)	Fault output current		Open collector ou	Open collector output (Note 4)	ے (4 م	_	_	1	μA
lFo(L)						_	—	15	mA


(Note 3) : The dead-time has to be set externally by the CPU; it is not part of the ASIPM internal functions.

(Note 4) : Fault output signaling is given only when the internal OC, SC, & UV protection circuits are activated. The OC, SC and UV protection (and fault output) operate for the lower arms only. The OC and SC protection Fault output is given in a pulse format while that of UV protection is maintained throughout the duration of the under-voltage condition.

RECOMMENDED OPERATING CONDITIONS

O was hard	Item	O an dittan	Ratings			Linit
Symbol		Condition		Тур.	Max.	Unit
Vcc	Supply voltage	Applied across P2-N2 terminals	—	300	400	V
Vd	Supply voltage	Applied between VD-GND	13.5	15.0	16.5	V
Vdb	Supply voltage	Applied between CBU+ & CBU-, CBV+ & CBV-, CBW+ & CBW-	13.5	15.0	16.5	V
$\Delta VD, VDB$	Supply voltage ripple		-1	_	+1	V/µs
VCIN(ON)	Input on voltage	Applied between UP • VP • WP • UN • VN • WN and	0	—	0.8	V
VCIN(OFF)	Input off voltage	GND	4.0	—	5.0	V
tdead	Arm shoot-through blocking time	Relates to corresponding inputs	2.2	—	—	μs
Тс	Module case operating temperature		—	—	100	°C
fpwm	PWM Input frequency	$TC \le 100^{\circ}C, Tj \le 125^{\circ}C$	_	—	15	kHz
txx	Allowable minimum input on-pulse width		1	-	—	μs


INVERTER DC-LINK IGBT CURRENT ANALOGUE SIGNALING OUTPUT (TYPICAL)






PS11033 FLAT-BASE TYPE INSULATED TYPE

CURRENT ABNORMALITY PROTECTIVE FUNCTIONS



Protection is achieved by monitoring and filtering the N-side DC-Bus current. The over-current protection is activated (after allowing a filtering time of 10 μ s) when the line current reaches 250% of the rated load-current lo (rms). Similarly, the short circuit protection is activated (after allowing a filtering time of 2 μ s) when the line current reaches twice the rated collector-current (IC). When a current trip-level is exceeded (OC or SC), all the N-side IGBTs are intercepted (turned OFF) and a fault-signal is output. After the fault-signal output duration (1.8 ms - typ.), the interception is Reset at the following OFF input signal. However, since the fault may be repetitive, it is recommended to stop the system after the fault-signal is received and check the fault. The trip-level settings described above are summarized in the following figure:

ARM-SHOOT-THROUGH INTER-LOCK PROTECTIVE FUNCTION



Description:

- (1) During the ON-State of either of the upper-arm or the lower-arm IGBT, the inter-lock protection circuit blocks any erroneous ON pulses (resulting from input noise) from triggering the other arm IGBT and thus it prevents the arm-shoot-through situation.
- (2) When two ON-signals are received for both the upper and the lower arms, the signal received first will be passed to the IGBT and the second signal will be blocked. The second signal will be passed to its corresponding IGBT immediately after the first signal is OFF.
 Note: This protective function provides no fault signaling output. The Dead-Time has to be set using the micro-controller (CPU).

Operation:

- a1. P-side normal ON-signal \Rightarrow P-side IGBT gate turns ON.
- a2. N-side erroneous ON-signal \Rightarrow N-side IGBT gate remains OFF.
- a3. While P-side ON-signal remains \Rightarrow P-side IGBT gate remains ON.
- a4. N-side normal ON-signal \Rightarrow N-side IGBT gate turns ON.
- b1. N-side normal ON-signal \Rightarrow N-side IGBT gate turns ON.
- b2. Simultaneous ON-signals \Rightarrow P-side IGBT gate remains OFF.
- b3. N-side receives OFF-signal \Rightarrow N-side IGBT gate turns OFF.
- b4. Immediately after (b3) \Rightarrow P-side IGBT gate turns ON.

RECOMMENDED I/O INTERFACE CIRCUIT

