Pre DS.Kou,M.Sakai,F.Tametani	Rev D D	S.Kou,T.Iwagami,F.Tametani
Apr pM.Fukunaga '02-8/9		M.Fukunaga '03-8/6

<u>Applications</u>: AC100V~200V three-phase inverter drive for small power motor control. **Integrated Power Functions**:

600V/20A low-loss 5th generation IGBT inverter bridge for 3 phase DC-to-AC power conversion

Integrated drive, protection and system control functions:

|For upper-leg IGBTs: Drive circuit, High voltage isolated high-speed level shifting,

Control supply under-voltage (UV) protection.


|For lower-leg IGBTs : Drive circuit, Control supply under-voltage protection (UV),

Short circuit protection (SC). (Fig.3)

|Fault signaling : Corresponding to an SC fault (Lower-side IGBT) or a UV fault (Lower-side supply).

|Input interface : 5V line CMOS/TTL compatible.(high Active)

UL Approved : Yellow Card No. E80276



PS21865

Transfer-Mold Type Insulated Type

Maximum Ratings (Tj=25°C, unless otherwise noted) : Inverter Part :

Item	Symbol	Condition	Rating	Unit
Supply voltage	V _{CC}	Applied between P-N	450	V
Supply voltage (surge)	V _{CC(surge)}	Applied between P-N	500	V
Collector-emitter voltage	V_{CES}		600	V
Each IGBT collector current	}l _C	Tf=25°C	20	Α
Each IGBT collector current (peak)	}I _{CP}	Tf=25°C, less than 1ms	40	Α
Collector dissipation	Pc	Tf=25°C, per 1 chip	52.6	W
Junction temperature	Т	(Note 1)	-20 `+125	°C

(Note1) The maximum junction temperature rating of the power chips integrated within the DIP-IPM is $150^{\circ}\text{C}(@\text{Tf} \le 100^{\circ}\text{C})$ however, to insure safe operation of the DIP-IPM, the average junction temperature should be limited to $\text{Tj}(ave) \le 125^{\circ}\text{C}$ ($@\text{Tf} \le 100^{\circ}\text{C}$).


Control (Protection) Part :

Item	Symbol	Condition	Rating	Unit
Control supply voltage	V_D	Applied between V _{P1} -V _{PC} ,V _{N1} -V _{NC}	20	V
Control supply voltage	V_{DB}	Applied between V _{UFB} -V _{UFS} , V _{VFB} -V _{VFS} ,V _{WFB} -V _{WFS}	20	٧
Input voltage	V _{IN}	$ \begin{array}{c} \text{Applied between } U_P, V_P, W_{P^-} V_{PC}, \\ U_N, V_N, W_{N^-} V_{NC} \end{array} $	-0.5 V _D +0.5	V
Fault output supply voltage	V_{FO}	Applied between Fo-V _{NC}	-0.5 `V _D +0.5	V
Fault output current	I _{FO}	Sink current at Fo terminal	1	mA
Current sensing input voltage	V _{SC}	Applied between CIN-V _{NC}	-0.5 `V _D +0.5	V

Total System:

Total System .				
Item	Symbol	Condition	Rating	Unit
Self protection supply voltage limit (short circuit protection capability)	V _{CC(PROT)}	V_D =13.5~16.5V, Inverter part Tj=125°C, non-repetitive less than 2 μ s	400	V
Module case operation temperature	Tf	(Note2)	-20 `+100	°C
Storage temperature	Tstg		-40 `+125	°C
Isolation voltage	Viso	60Hz, Sinusoidal, AC 1 minutes, connecting pins to heat-sink plate	2500	Vrms

(Note2) Tf measurement point :



DIP-IPM

Application Note

PS21865

Transfer-Mold Type Insulated Type

Thermal Resistance:

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Junction to case thermal	$R_{th(j-f)Q}$	Inverter IGBT part (per 1/6 module)			1.90	°C W
resistance Note3 j	R _{th(j-f)F}	Inverter FWD part (per 1/6 module)			3.00	C VV

Note3 Grease with good thermal conductivity should be applied evenly with a thickness of about +100µm `+200µm on the contact surface of DIP-IPM and heat-sink.

Electrical Characteristics (Tj=25°C, unless otherwise noted) : Inverter Part :

Item	Symbol	Co	ondition		Min.	Тур.	Max.	Unit
Collector-emitter	V _{CE(sat)}	V _D =V _{DB} =15V	I _C =20A	, T =25°C		1.6	2.1	V
saturation voltage		V _{IN} =5V	I _C =20A	, T=125°C		1.7	2.2	V
FWD forward voltage	V _{EC}	T =25°C, -I _C =2	0A, V _{IN}	=0V		1.5	2.0	V
Switching times	t _{on}	V_{CC} =300V, V_{D} =	V _{DB} =15∖	/	0.7	1.3	1.9	
	t _{rr}	I _C =20A				0.3		
	t _{c(on)}	T =125°C				0.4	0.6	μs
	t _{off}	Inductive load (upper-lo	wer arm)		1.6	2.2	
	$t_{c(off)}$	V _{IN} =0 5V				0.5	0.8	
Collector-emitter	I _{CES}	V _{CE} V _{CES}		T =25°C			1	mA
cut-off current				T =125°C			10	IIIA

Control (Protection) Part:

Control (Frotection) Fa								
Item	Symbol		Condi	tion	Min.	Тур.	Max.	Unit
Circuit current	I _D	V _D =V _{DB} =15V	Total of	V_{P1} - V_{PC} , V_{N1} - V_{NC}			5.00	mA
		V _{IN} =5V	V _{UFB} -V _{UF}	S, V _{VFB} -V _{VFS} , V _{WFB} -V _{WFS}			0.40	mA
		$V_D = V_{DB} = 15V$	Total of	V_{P1} - V_{PC} , V_{N1} - V_{NC}			7.00	mA
		V _{IN} =0V	V _{UFB} -V _{UF}	S, V _{VFB} -V _{VFS} , V _{WFB} -V _{WFS}			0.55	mA
Fo output voltage	V_{FOH}	V_{SC} =0V, Fo c	ircuit pull-	up to 5V with 10kΩ	4.9			V
	V_{FOL}	V_{SC} =1V, I_{FO} =1	1mA				0.95	V
Input current	I _{IN}	V _{IN} =5V			1.0	1.5	2.0	mA
Short circuit trip level	$V_{SC(ref)}$	T =25 $^{\circ}$ C, V _D =	15V	(Note4)	0.43	0.48	0.53	V
	UV _{DBt}	Tj≤125°C		Trip level	10.0		12.0	V
Supply circuit under-	UV_{DBr}			Reset level	10.5		12.5	V
voltage protection	UV _{Dt}			Trip level	10.3		12.5	V
	UV_Dr			Reset level	10.8		13.0	V
Fault output pulse width	t _{FO}	C _{FO} =22nF		(Note5)	1.0	1.8		ms
ON threshold voltage	Vth(on)	Applied between	een U _P ,V _P ,	W_{P} - V_{PC} ,	2.1	2.3	2.6	V
OFF threshold voltage	Vth(off)	$U_N, V_N, W_N - V_{NC}$;		8.0	1.4	2.1	

(Note4) Short circuit protection is functioning only at the low-arms. Please select the value of the external shunt resistor such that the SC trip-level is less than 34A

(Note5) Fault signal is output when the low-arms short circuit or control supply under-voltage protective functions operate. The fault output pulse-width t_{FO} depends on the capacitance value of C_{FO} according to the following approximate equation : C_{FO} = 12.2 \times 10⁻⁶ \times t_{FO} [F]

2368 D


PS21865

Transfer-Mold Type Insulated Type

Mechanical Characteristics and Ratings

Item	С	ondition	Min.	Тур.	Max.	Unit
Mounting torque	Mounting screw: M4	Recommended: 1.18 N·m	0.98	_	1.47	N·m
Weight			-	65	_	g
Heat-sink flatness	(Note6)		-50	ı	100	μm

(Note6)



Recommended Operation Conditions

Item	Symbol	Conditi	on	Rec	commen	ded	Unit
				Min.	Тур.	Max.	
Supply voltage	V _{CC}	Applied between P-N	١	0	300	400	V
Control supply voltage	V _D	Applied between V _P	I-V _{PC} ,V _{N1} -V _{NC}	13.5	15.0	16.5	V
Control supply voltage	V_{DB}	Applied between V _{UFB} -V _{UFS} ,V _{VFB} -V _{VFS} ,V	V _{WFB} -V _{WFS}	13.0	15.0	18.5	V
Control supply variation	$\Delta V_D, \Delta V_{DB}$			-1		1	V/µs
Arm-shoot-through blocking time	t _{dead}	For each input signa	al, Tf≤100°C	2			μs
PWM input frequency	f _{PWM}	Tf≤100°C, Tj≤125°C				20	kHz
Allowable r.m.s. current	Io	V _{CC} =300V, V _D =V _{DB} =15V, P.F=0.8,	f _{PWM} =5kHz		I	14	Arms
	.0	sinusoidal PWM, Tj≤125°C, Tf≤100°C (Note7)	f _{PWM} =15kHz	I	I	9.5	7
	PWIN(on)		(Note8)	0.3			
Minimum input pulse width		200 V _{CC} 350V, 13.5 V _D 16.5V, 13.0 V _{DB} 18.5V, -20 Tf 100 ,	Below rated current	1.4		I	μs
	PWIN(off)	N-line wiring inductance less than 10nH	Between rated current and 1.7 times of rated current	2.5			'
V _{NC} variation	V _{NC}	between V _{NC} -N (incl	uding surge)	-5.0		5.0	V

- (Note 7) The Allowable r.m.s. current value depends on the actual application conditons.
- (Note 8) Input signal with ON pulse width less than PWIN(on) might make no response.
- (Note 9) IPM might not work properly or make response for the Input signal with OFF pulse width less than PWIN(off). Please refer to Fig. 5 for recommended wiring method.

DIP-IPM

Fig.2 The DIP-IPM Internal Circuit:






Fig.3 Timing Charts of the DIP-IPM Protective Functions

- [A] Short-Circuit Protection (Lower-arms only)
 - (with external shunt resistor and CR connection)
 - a1. Normal operation: IGBT ON and carrying current.
 - a2. Short circuit current detection (SC trigger).
 - a3. Hard IGBT gate interrupt.
 - a4. IGBT turns OFF.
 - a5. Fo timer operation starts: The pulse width of the Fo signal is set by the external capacitor C_{FO} .
 - a6. Input "L": IGBT OFF state.
 - a7. Input "H": IGBT ON state, but during the Fo signal active period the IGBT doesn't turn ON.
 - a8. IGBT OFF state.



- [B] Under- Voltage Protection (Lower-arm, UV_D)
- b1. Control supply voltage rises : After the voltage reaches UV_{Dr} level, the circuits start to operate when the next input is applied.
- b2. Normal operation: IGBT ON and carrying current.
- b3. Under voltage trip (UV_{Dt}).
- b4. IGBT OFF in spite of control input condition.
- b5. Fo operation starts.
- b6. Under voltage reset (UV_{Dr}).
- b7. Normal operation: IGBT ON and carrying current.



|--|

PS21865

Transfer-Mold Type Insulated Type

- [C] Under- Voltage Protection (Upper-arm, UV_{DB})
- c1. Control supply voltage rises : After the voltage reaches UV_{DBr} level, the circuits start to operate when the next input is applied.
- c2. Normal operation: IGBT ON and carrying current.
- c3. Under voltage trip (UV_{DBt}).
- c4. IGBT OFF in spite of control input condition, but there is no Fo signal output.
- c5. Under voltage reset (UV_{DBr}).
- c6. Normal operation: IGBT ON and carrying current.






Fig.4 Recommended CPU I/O interface circuit :




Note) RC coupling at each input (parts shown dotted) might change depending on the PWM control scheme used in the application and the wiring impedance of the application's printed circuit board. The DIP-IPM input signal section integrates a 2.5k ¶min) pull-down resistor. Therefore, when using an external filtering resistor, care must be taken to satisfy the turn-on threshold voltage requirement.

Fig.5 Recommended wiring of shunt resistance :



DIP-IPM	DPH 2368	D	

Fig.6 Example of Typical DIP-IPM Application Circuit :



- Note1) To prevent the input signals oscillation, the wiring of each input should be as short as possible. (Less than 2cm)
- Note2) By virtue of integrating an application specific type HVIC inside the module, direct coupling to CPU terminals without any opto-coupler or transformer isolation is possible.
- Note3) Fo output is open collector type. This signal line should be pulled up to the positive side of the 5V power supply with an approximately $10k\Omega$ resistor.
- Note4) Fo output pulse width is determined by the external capacitor between CFO and V_{NC} terminals (C_{FO}). (Example $\mathfrak{E}_{FO} = 22 \text{ nF} \rightarrow t_{FO} = 1.8 \text{ ms (typ.)}$)
- Note5) The logic of input signal is high-active. The DIP-IPM input signal section integrates a 2.5k (min) pull-down resistor. Therefore, when using an external filtering resistor, care must be taken to satisfy the turn-on threshold voltage requirement.
- Note6) To prevent errors of the protection function, the wiring of A, B, C should be as short as possible.
- Note7) Please set the R₁C₅ time constant in the range 1.5~2µs.
- Note8) Each capacitor should be put as close the pins of the DIP-IPM as possible.
- Note9) To prevent surge destruction, the wiring between the smoothing capacitor and the P&N1 pins should be as short as possible. Approximately a 0.1~0.22µF snubber capacitor between the P&N1 pins is recommended.

DIP-IPM DPH 2368 D
